5-Stage Pipelined MIPS Processor

Overview

For EE180 (Digital Systems Architecture), I fully implemented a 5-stage pipelined MIPS processor in Verilog.

The design implements the classic five pipeline stages—instruction fetch, instruction decode, execute, memory access, and write-back—with hazard detection and forwarding logic to correctly handle data and control dependencies between instructions in flight.